Abstract-Many built-in self-testing (BIST) schemes compress the test responses from a k-output circuit to q signature streams, where q << k, a process termed space compaction. The effectiveness of such a compaction method can be measured by its compaction ratio c = k/q. A high compaction ratio can introduce aliasing, which occurs when a faulty test response maps to the faultfree signature. We investigate the problem of designing zero-aliasing space compaction circuits with maximum compaction ratio c max . We introduce a graph representation of test responses to study the space compaction process and relate space compactor design to a graph coloring problem. Given a circuit under test, a fault model, and a test set, we determine q min , which yields c max = k/q min . This provides a fundamental bound on the cost of signature-based BIST. We show that q min 2 for all the ISCAS 85 benchmark circuits. We develop a systematic design procedure for the synthesis of space compaction circuits and apply it to a number of ISCAS 85 circuits. Finally, we describe multistep compaction, which allows zero aliasing to be achieved with any q, even when q min > 1.
INTRODUCTION
OST built-in self-testing (BIST) schemes compress the test response into a compact signature [1] . A response compression circuit consists of two (not necessarily separate) parts: a space compactor and a time compactor; see Fig. 1 . In space compaction, a k-bit data stream is compressed to a q-bit bit stream, where q << k, and, typically, q = 1. Space compaction is important because high-quality BIST can only be achieved in today's complex ICs if a large number internal and external nodes are monitored for testing. To reduce testing time and hardware overhead, the test data from these points must be merged into a single stream. Time compaction refers to the compression of a long bit stream into a short one and is the basis of traditional signature analysis schemes [1] .
A fundamental problem associated with response compaction is error masking or aliasing, which occurs when a faulty response maps to the fault-free signature. Aliasing impacts BIST testing quality in two ways:
1) It reduces the fault coverage, even if highly effective test sets are used, and 2) It makes the fault coverage hard to determine.
These can be major problems in industry where extremely high fault coverage levels (over 99 percent) are often mandated. Design techniques that eliminate aliasing are, therefore, of considerable interest.
A desirable property of a space compaction circuit is that it propagate errors from its inputs to its outputs. A parity element such as an exclusive-or gate has very good signal propagation properties because its output always changes in response to a single change in an input value. Therefore, parity tree circuits have frequently been proposed for space compaction [5] , [23] . However, while experimental results indicate that a high percentage of single stuck-line (SSL) faults in typical logic circuits are detected with a parity tree space compactor [5] , [8] , zero-aliasing compaction is rarely achieved. To provide better error propagation than parity trees, a number of other space compaction methods have been proposed in the literature. These include hybrid space compaction [16] , quadratic functions [12] , dynamic space compression [11] , modified dynamic space compression [7] , and programmable space compaction [27] . Genetic algorithms have also been proposed recently for designing efficient space compaction circuits [25] . However, none of these techniques guarantee zero aliasing for a set of modeled faults such as the standard SSL fault model. In fact, experimental results in [7] indicate that the fault coverage drops by as much as 10 percent for some MSI circuits in the 74X series.
More recent work on space compaction has focused on the use of iterative design techniques [21] , [24] to eliminate aliasing. However, these methods do not guarantee maximum compaction. Moreover, the design procedure described in [24] is not guaranteed to terminate. A graph model for space compaction was recently developed in [6] , but it also does not guarantee maximum compaction. Zeroaliasing time compaction has also received considerable attention recently [4] , [15] , [22] , [19] .
While it is obvious that aliasing can be reduced or even eliminated with q > 1, the precise relationship between aliasing and the compaction ratio c = k/q has not been studied before, and the underlying design issues have not been addressed. For instance, given a circuit under test C, a fault model F, and a test set T, defining the test parameters (C, F, T) , what is the smallest value of q that guarantees zero aliasing? In other words, what is the maximum compaction ratio that can be achieved without losing fault information? How much hardware overhead is required for maximum compaction with zero aliasing? Finally, does a systematic procedure exist to design space compactors that are tailored to F and T? This paper presents the first answers to these fundamental questions.
The main contributions of the paper are summarized below.
• We introduce a graph model to study space compaction of test responses for (C, F, T). The relationship between the fault-free and faulty responses of C is represented by a response graph.
• We formulate space compactor design as a graph coloring problem and show that the space compaction and the response graph coloring functions are equivalent.
• We pose and answer the following question: For a given (C, F, T), what is the minimum value of q required for zero-aliasing compaction? In other words, what is the maximum compaction ratio that can be achieved without sacrificing fault coverage? • We design the compactor hardware for a number of large benchmark circuits. We also characterize the overhead in terms of the properties of the response graph.
• Finally, we establish an equivalence between a qoutput space compactor and a Ñq/ná-output space compactor that performs n-step compaction using log 2 n control inputs.
The organization of the paper is as follows. In Section 2, we describe the response graph model and formulate space compactor design as a graph-theoretic problem. In Section 3, we present the compactor design procedure (SCOURG) and present experimental data for benchmark circuits. In Section 4, we establish the equivalence between compaction using q > 1 outputs and multistep compaction. Finally, Section 5 discusses the testability of the compactor, and describes ongoing research and directions for future work.
RESPONSE GRAPHS
A space compactor SC is said to be transparent if any two different values v 1 and v 2 that appear at its input produce different values at its output [18] . SC is said to propagate the pair (v 1 , v 2 ) and v 1 and v 2 are said to be distinguishable. If v 1 is SC's input value in a correctly working circuit and v 2 is the input value due to fault, then (v 1 , v 2 ) is called a discrepancy or error. A transparent module propagates all errors.
Clearly, for combinational modules, if the number of outputs q of SC is less than the number of its inputs k, then SC cannot be transparent; some information is always lost. Therefore, a nontrivial space compactor cannot propagate all possible errors. However, since a practical space compactor must propagate some errors, such compactors are partially transparent.
Some space compactor designs seek to propagate the maximum number of error without regard to the faults that cause them. Such modules are said to have maximum transparency. The exclusive-or (parity) tree is the most familiar example of a maximum transparency space compactor. No module with k inputs and a single output can propagate more errors. On the other hand, while an exclusive-or tree propagates many errors, there is no guarantee that it will propagate all errors arising from faults in the circuit under test (CUT). Specifically, errors that appear on an odd number of outputs of the CUT are not propagated; faults that cause these errors are, therefore, masked.
For this reason, we propose a space compactor design that is guaranteed to propagate all faults of interest, i.e., faults from a specific set F of modeled faults for the CUT. We first present an upper bound on q that depends only on T.
THEOREM 1. For any test set T for a circuit C, there exists a
zero-aliasing q-output space compactor for C with q = Ñlog 2 (|T| + 1)á.
PROOF. In the worst case, every fault-free response will be distinct. Consider a space compaction function that maps every fault-free test response to one of |T| different output values. Every other (faulty) input can be mapped to a single output combination different from the first |T| values. It can be easily seen that such a space compactor guarantees zero aliasing. It must produce |T| + 1 different output combinations, which implies that it must have at least Ñlog 2 (|T| + 1)á output lines. o
For example, the c880 benchmark circuit, for which k = 26, can be tested for all SSL faults with a test set consisting of 30 patterns [20] . Thus, we can design a five-output space compactor that ensures zero aliasing. However, a singleoutput parity tree provides zero-aliasing space compaction for c880 with the same test set [5] . This shows that, while Theorem 1 gives an upper bound on the number of outputs of the space compactor, we may be able to design more efficient space compaction circuits by taking the fault set into account.
We now introduce a graph model for space compaction. We use it to derive necessary and sufficient conditions for the existence of q-output zero-aliasing space compactors and to synthesize such space compactors. For example, the small ISCAS c17 benchmark circuit in Fig. 2a has the fault-free response R = (0, 3, 3, 0) for the minimal test set T = (18, 26, 21, 15) . The response graph for this circuit is shown in Fig. 2b . Note that, in many cases, the response graph contains redundant information because a given fault may be associated with more than one edge.
Hence, we can delete edges from the response graph without losing fault information.
consists of the set of vertices V = {v 1 While a zero-aliasing space compactor can be designed using the response graph G, we show later that the use of a minimal response graph G min maximizes the compaction ratio c. G min can be derived from the response graph by constructing a fault-effect table whose columns are the faults and rows are the edges in G. An entry in row i and column j of this table is 1 if fault f i contributes to edge e j in G. A minimal cover of the fault-effect table is a minimal subset of rows that cover all the columns; this cover defines the set of edges in G min .
It is clear from the above definition that G min is not unique. For any given (C, F, T), there exists a G min corresponding to each minimal cover of the fault-effect table. However, we have observed experimentally that, for all our benchmark circuits and test sets, the number of edges in G min is almost equal to the the number of edges in G. Hence, a given response graph leads to only a few minimal graphs. The c17 circuit has 22 single stuck-line faults in its collapsed fault set. The fault-effect table for this circuit with the test set of Fig. 2a is shown in Fig. 2c . The only minimum cover for this example is {(0, 1), (0, 2), (0, 3), (1, 3), (2, 3)}, hence, the only minimal response graph is equivalent to the response graph of Fig. 2b. Fig. 3 shows minimal response graphs for the 74181 4-bit ALU [26] and the c432 ISCAS benchmark circuit obtained with reduced test sets from [9] .
The dotted lines denote the edges in G -G min . Observe that G has only one or two edges more than G min , which seems to be typical of practical circuits and reduced test sets. G min imposes restrictions on the function g realized by a q-output zero-aliasing space compaction circuit. Since vertices in G min represent fault-free and faulty responses of C to tests in T, the domain of g is V. The correspondence between G min and g is that an edge (v i ,v j ) in G min implies that g (v i ) cannot be the same as g(v j ). For the c17 example of Fig. 2 , we see that if q = 1, it is not possible to simultaneously satisfy g(0) ¡ g (2) , g(0) ¡ g (3) , and g(2) ¡ g (3) . Hence, for q = 1, the presence of a cycle of length 3 introduces aliasing. This observation can be formalized using the concept of graph coloring.
A graph is m-colorable if its vertices can be colored using m colors such that no two adjacent vertices are assigned the same color [10] . The problem of showing the existence of a q-output zero-aliasing space compactor for (C, F, T) is equivalent to the problem of verifying whether its minimal response graphs are m-colorable. This and the relationship between q and m are formally established by the following theorem:
there exists a q-output zeroaliasing space compactor for (C, F, T).
PROOF. Every vertex v of G min corresponds to an input vector X to the space compactor SC. We associate the color assigned to v with the output of SC for input X.
values and can be represented with q output bits. Moreover, every faulty input X different from X produces a different output of SC, therefore, all faults in C that cause X are detected. Hence, zero aliasing is ensured with q outputs. o
The coloring function that assigns colors to the vertices of G min is equivalent to the logic function realized by the space compactor. We can thus use a graph-coloring algorithm to construct a zero-aliasing space compaction circuit from G min . The chromatic number ;(G) of a graph G is m if it is m-colorable but not (m -1)-colorable. For example, ;(G min ) = 3 for the 74181 circuit; Fig. 4 shows a threecoloring of G min in this case.
COROLLARY 1. There does not exist a q-output zero-aliasing space compactor for (C, F, T) if and only if every minimal response graph G min of (C, F, T) has chromatic number
If the space compactor design does not involve a test set T and a fault model F, then G min is the complete graph with 2 k vertices, and its chromatic number is 2 k . This implies that zeroaliasing compaction is not possible without taking into account T and F, a restatement of the fact that a compactor can be transparent only if k = q.
Since G min has fewer edges than G, it will require at most the same number of colors as G, i.e., ;(G min ) ;(G). Thus, G min is used in order to maximize the compaction ratio. We next pose the question: What should be the smallest value of q to ensure zero-aliasing for (C, F, T)? Since every planar graph is four-colorable, we have the following sufficient condition for the least value of q required for zero aliasing.
COROLLARY 2. If (C, F, T) has a planar response graph G min , then
there exists a two-output space compactor that guarantees zero aliasing.
The following theorem provides a necessary and sufficient condition for the existence of a zero-aliasing singleoutput space compactor. It is an immediate consequence of König's theorem [10] , which states that a graph is twocolorable if and only if it does not contain an odd cycle.
THEOREM 3. (C, F, T) has a single-output, zero-aliasing space compactor if and only if it has a minimal response graph G min containing no odd cycle.
An important practical issue in the design of the space compactor is the size of G min , measured by n, the number of elements in its vertex set V. If V is large, the graph may be impractical. If C has k primary outputs, it can produce up to 2 k if reduced test sets are used. In practice, n is far smaller even than this upper bound; see Table 1 for data obtained using test sets from various published sources. The large number of don't-cares in the compaction function can potentially simplify the compactor circuit. The practicality of our method is further enhanced by the fact that the response graph is sparse, as Fig. 3 suggests. The number of edges |E| and the ratio |E|/|V| of the number of edges to the number of vertices for the benchmark circuits are listed in Table 2 . The minimal response graph for these benchmark circuits consists of a number of star subgraphs with a few edges connecting the different stars. The vertices at the center of the stars correspond to the various fault-free responses of C. We next turn to the problem of determining the planarity and computing exactly the chromatic number ;(G min ) of G min . While general planarity-testing algorithms require only polynomial time, by exploiting the structure of response graphs, we obtain an even more efficient procedure to determine if G min is planar, which we also use for determining ;(G min ). PROOF. Suppose the pruning is carried out in v steps as follows:
We use Kuratowski's theorem [10] , which states that a graph is planar if and only if it has no subgraph homeomorphic to K 5 [9] ; PRR = Pomeranz, Reddy, and Reddy [20] (COMPACTEST); LH = Lee and Ha (ATALANTA); R = pseudorandom tests generated using FSIM [13] . Table 4 . It can be seen that pruning leads to a considerable reduction in the problem size.
We used the Cabri graph tool [3] to determine the chromatic number of G min automatically from G min p . Table 4 shows that, for most of the benchmark circuits, G min is twocolorable. This implies that zero aliasing can be achieved for these circuits with a single-output space compactor. 2) Color G min p .
3) For every vertex
Another application of the pruned response graph lies in determining the number of components (disjoint subgraphs) of G min . As we discuss in Section 4, the number of zero-aliasing space compactors depends on the number of components of G min . We can easily see that if G min p has m components, then G min also has m components. Therefore, we can determine the number of components of G min by examining the much smaller pruned response graph G min p .
DESIGN PROCEDURE
In this section, we describe a design procedure for synthesizing aliasing-free space compactors using CAD tools. The key result we use is that the coloring function of the minimal response graph G min is equivalent to the logic function of the compactor. Therefore, the coloring of G can be used as input to a logic synthesis tool. The steps in our design procedure, called SCOURG (Space COmpaction Using Response Graphs), are outlined below.
1) Construct G min using fault simulation without fault dropping and a fast heuristic covering procedure [5] . 2) Generate the pruned graph G min p and determine its chromatic number ;. 3) Determine a ;-coloring of G min (space compaction function) and synthesize the compaction circuit using CAD tools. Fig. 6 presents a pseudocode description of SCOURG. In this version, we assume that G min is two-colorable, i.e., q = q min = 1, which implies that the maximum compaction ratio This implies that we can measure the hardware required to implement the two corresponding space compaction functions g 1 and g 2 and select the one that requires less hardware. Moreover, because the numbers of edges in G and G min are almost equal, we can easily enumerate the various minimal response graphs. This leads us to the following theorem, which states that, under some general conditions, any space compaction scheme that guarantees zero aliasing with maximum compaction ratio will involve as much hardware overhead as SCOURG. PROOF. Since G min has two possible colorings corresponding to functions g 1 and g 2 , we prove the theorem by considering these two cases. Any space compaction circuit SC that guarantees zero aliasing must implement a function g such that either g| V = g 1 or g| V = g 2 , where g| V is the function g restricted to the input combinations in V corresponding to the vertices in G min . Since SCOURG uses a minimal response graph, the space compaction function derived from it contains the largest possible number of output don't cares for logic minimization. The logic specification for any other space compactor SC will contain fewer don't-cares. Therefore, the compactor circuit derived from SCOURG requires less overhead than SC. o
THEOREM 5. If every G min for (C, F, T) is connected and twocolorable, then any space compaction technique that guarantees zero aliasing and maximum compaction ratio for (C, F, T) requires at least as much hardware overhead as SCOURG.
If G min has m > 2 components, the lowest-cost compactor can only be found by enumerating all 2 m colorings. However, m is usually small for the ISCAS circuits (Table 5 ) and, therefore, exhaustive enumeration is quite easy. To determine the hardware required for space compaction, we used SCOURG to design single-output zeroaliasing compactors for a number of ISCAS 85 benchmark circuits. First, we synthesized a 32-input, single-output compactor for c499 with the 52 test patterns from [9] . For this implementation, we used EPOCH, a commercial logic synthesis tool from Cascade Design Automation. The 202-gate c499 is a single-error-correcting circuit [9] with 41 primary inputs and 32 primary outputs. The hardware overhead for the resulting space compactor, shown in Fig. 7 , measured by the weighted gate count (gate count multiplied by the average fanin), is about 17 percent. A parity tree compactor for c499 has 4 percent more area but provides a post-compaction fault coverage of only 91 percent. Thus, SCOURG is able to provide 100 percent postcompaction fault coverage with less hardware. Fig. 8 shows the layout of the compactor generated using EPOCH. The design procedure can therefore be easily automated, integrated with CAD tools, and VLSI layouts can be generated from a logic specification.
Ivanov et al. [25] describe a space compactor for c499 that has considerably less overhead, but provides only 98 percent fault coverage, a figure that may be unacceptably low in practice. To increase the fault coverage may require a substantial increase in the cost of the space compactor. In fact, because the minimal response graph for c499 is connected, two-colorable, and unique, we can assert that any 32-input, single-output space compactor for c499 that provides zero aliasing with the 52 tests from [9] will require at least 17 percent overhead.
The minimal response graph that we generated for the c432 benchmark circuit is not two-colorable. Therefore, it does not yield a single-output zero-aliasing compactor. For the larger ISCAS benchmark circuits with k outputs, EPOCH was unable to synthesize a single k-input space compactor circuit due to memory limitations. The large number of input don't-cares in the logic description of the space compactor, while beneficial for logic optimization, creates difficulties for logic synthesis programs. To circumvent this problem, we partition the set of outputs Z of the circuit under test into two sets Z 1 and Z 2 , and generate two compaction functions g 1 (Z 1 ) and g 2 (Z 2 ). The graph model and the SCOURG procedure are used to separately generate the functions g 1 and g 2 . These functions are then merged, for instance using a two-to-one multiplexer MUX, to obtain a single compaction function g, as shown in Fig. 9 . The testing is now performed in two steps: In the first (second) step, c = 0 (c = 1) and the multiplexer propagates the signature stream g 1 (g 2 ). Note that, while implementing g 2 , we drop faults that are covered by g 1 .
The above "divide-and-conquer" partitioning approach has two advantages:
1) It makes practical implementations possible as EPOCH can run to completion, even for large circuits and space compactors with a large number of input don'tcares, and 2) Fault dropping reduces the hardware overhead.
Although the test application time is doubled, this is not a problem if efficient test sets are used.
We also synthesized partitioned space compactors for the c880, c1908, c3540, and c6288 benchmark circuits. While c880 is an 8-bit ALU with 383 gates, 60 primary inputs, and 26 primary outputs, c6288 is a large 16 × 16 multiplier with 2,406 gates, 32 primary inputs, and 32 primary outputs. The total compaction overhead found for these circuits is 19 percent, 23 percent, 10 percent, and 7 percent, respectively. Since we partitioned the outputs of these benchmarks arbitrarily, it is possible to decrease the overhead by a more suitable choice of partition, a problem currently being investigated.
MULTISTEP COMPACTION
We next present a technique to achieve zero aliasing with any given q even if G min is not Murray in [18] that the multiplexer propagates all errors in the minimum number of steps; it is Ñk/qá-step transparent. In general, it is possible to design transparent space compactors for any k and q using methods described in [18] . However, for large compaction ratios, the number of steps required to ensure transparency may be prohibitive. In this section, we extend the graph-based space compactor synthesis method to design partially transparent space compactors for a given C, F, and T. We show that the number of steps required to ensure propagation of all errors for (C, F, T)
is related to ;(G min ), and is usually far smaller than Ñk/qá. Consider now the minimal response graph G min of Fig. 11 for the 7485 comparator circuit with a complete test set of 11 patterns generated by COMPACTEST. G min has a number of odd cycles, therefore, it is not two-colorable. However, it is four-colorable, and a four-coloring of its vertices with colors from the set {00, 01, 10, 11} is also shown in Fig. 11 . The symbol "-" implies a "don't care," e.g., 1-could be either 10 or 11. The connection between a two-output compactor and two-step compaction can be easily seen from the figure. For example, the vertex labeled 1 is mapped to 10. This can be interpreted either as a 2-bit coloring (single-step compactor with two outputs), or as two-step compaction in which the vertex 1 is mapped to value 1 in the first time-step and 0 in the next.
In general, the binary strings that represent colors defining the space compaction function can be interpreted as sets of q-bit vectors. Each q-bit vector in a single set (color) is an output of the space compactor V(Z D ) associated with the same data input and can be uniquely identified by a control value applied to a separate control input X C of the compactor. X C acts as a control input for the space compactor in a way similar to the control input of a multiplexer; each control value "selects" a q-bit segment of the color. Therefore, the 2-bit binary colors associated with each vector of the response graph in Fig. 11 can be interpreted as two-element sets of 1-bit vectors. For example, the color 01 associated with vertex 4 can be interpreted as (0, 1), with the first vector (0) identified by control value 0, and the second vector (1) identified by control value 1. To propagate the error information, T is applied with control value 0, then reapplied with control value 1.
The preceding discussion is summarized by the following theorem.
THEOREM 6. If an error due to a fault in C is propagated by a qoutput space compactor SC, then it is also propagated by a Ñq/ná-output space compactor SC to which the test set T is applied n times using n different control values.
We next present a graph-theoretic formulation of the multistep synthesis problem that is useful when creating space compactors from very large response graphs. Even though the graph-coloring problem is NP-complete for ; > 2, techniques have been developed for efficiently coloring large graphs [17] . For a given fixed value of q, where q is the number of outputs in the compactor, we divide the vertex set V of G min = (V, E) into subsets V 1 , V 2 , ¤, V n for n-step compaction.
The formal requirements for the partitioning are given by the following theorem.
For every e ¶ E, there exists V i such that e is contained in the subgraph induced by V i , and 2) For 1 i n, the subgraph induced by V i is 2 q -colorable. Fig. 9 . Partitioning the space compactor's inputs to simplify the design. Fig. 8 . Layout of the space compactor for c499 generated by EPOCH. Fig. 10 . Example of a space compactor with k = 8 inputs and q = 2 outputs that propagates over multiple time-steps (a four-input, 2-bit multiplexer). o Fig. 13a shows the complete graph K 8 with eight vertices. We know that ;(K 8 ) = 8 and, in the figure, we have selected q = 2 and assigned colors to the vertices using quaternary vectors of length 2 (n = 2). Figs. 13b and 13c shows the subgraphs V 1 and V 2 . Both these subgraphs are four-colorable (2 q = 4). In Fig. 14a 
is a "don't-care.") Each b i can be encoded using q bits, hence, the total number of bits required to encode the vector of length n is qn, which equalslog 2 ; . If q divides ;, then the number of bits required is log 2 ;, which implies that G is ;-colorable. o Now, we can modify the synthesis procedure SCOURG described in Section 3 to obtain a general procedure for synthesizing space compactors with any q ;(G min ). Steps 1 and 2 of the new procedure are the same as in the original procedure.
1) Construct G min (V, E) using fault simulation without fault dropping and a fast heuristic covering procedure [5] . 2) Generate the pruned graph G min p and determine its chromatic number ;. Fig. 12 . Procedure to divide G(V, E) into n subgraphs G 1 = (V 1 , E 1 ), G 2 = (V 2 , E 2 ), ¤ G n = (V n , E n ), where each subgraph is 2 q -colorable.
3) Determine an ;-coloring of G min (space compaction function) where each color is represented as a 2 q -ary vector b 1 b 2 ¤ b n , where n = Ñ(log 2 ;/q)á. This is used to obtain subgraphs G 1 , G 2 , ¤, G n in the following step. 4) Generate the subgraphs G 1 , G 2 , ¤ G n using procedure FORM_SUBGRAPHS of Fig. 12 . Perform a 2 q -coloring of each subgraph. 5) Assign a unique control value to each of the n steps using log 2 n control inputs. 6) If q > 1, synthesize a space compactor with a k-bit input data bus X D , a q-bit output data bus, and a log 2 nbit control bus X C . If q = 1 then synthesize a one-step space compactor with no control input. Fig. 15 illustrates the application of the above design procedure to the response graph of Fig. 13a . It shows the mapping of the colors to logic values and the truth table of a two-step compactor. The data values (inputs to the compactor) are denoted by the letters A, B, ¤, H. We select q = 2 and use the subgraphs and coloring of Figs. 13b and 13c .
So far we have considered the design of a multistep space compactor for any q 1. We next investigate the special case q = 1 for which the maximum compaction ratio is obtained. This is easily achievable for all the benchmark circuits that we have examined. Fig. 16 shows a heuristic procedure MULTI_STEP for determining the number of steps required for multistep compaction with q = 1. MULTI_STEP forms cycle-free subgraphs of G min which are all two-colorable. The two cycle-free subgraphs of the minimal response graph for the c7485 circuit of Fig. 11 are shown in Fig. 17 .
We next present an easily achievable lower bound on n for q = 1. In the implementation of a multistep compactor, appropriate values have to be assigned to the control inputs for the different time-steps. Each such assignment yields a different compaction circuit; therefore, to obtain the lowestcost compactor for a given coloring of the fault response graph, all possible assignments have to be considered. When the number of control steps n is small, as is the case for all the ISCAS 85 circuits, it is practical to consider all possible assignments. The c432 benchmark circuit requires two time-steps for zero-aliasing space compaction using a single-output compactor. Therefore, it requires one control input which can be assigned values in two different ways. Our lowest-cost compactor for this circuit requires 21 percent overhead. It provides zero aliasing and requires less hardware than a MISR-based compactor.
DISCUSSION
In this section, we investigate the detection of faults in the space compactor SC by the test patterns that are applied to C. We assume that q = 1 and that a fault f keeps SC combinational but changes its function from g to a faulty function g f such that the values of g and g f are different for one or more input combinations. Recall that the input patterns to the space compactor (rows in its truth If C is fault-free, a fault f in SC is always detected if it affects one or more of its Type-I rows. A fault that does not affect any Type-I row can escape detection and mask a fault in C. Of greater concern is the masking of faults in C by faults in SC. We next determine the conditions under which a fault f 1 in C may be masked by a fault f 2 in SC. We consider the following three cases.
Case 1:
The fault f 2 affects only the Type-I rows of SC. It can be easily seen that f 2 has no impact on the faulty signature of C and, hence, f 1 is not masked. Intuitively, it appears that f 2 will seldom mask f 1 . We explain this statistically using the concept of fault detection probability. The detection probability d f of a fault f is the frac- Let ( 1 be the event that a fault f 1 in C is masked by a fault f 2 in SC, and let ( 2 be the event that a fault in SC is not detected when C is fault-free. The probability that a faulty circuit under test is identified as fault-free by the compaction circuit is the conditional probability In summary, we have presented a novel design technique termed SCOURG for zero-aliasing space compaction in BIST.
SCOURG is based on transparency theory and a graph model that allows us to formulate the compactor design problem efficiently in terms of graph coloring. We have shown that, for various test sets, the test responses for a representative set of ISCAS benchmark circuits can be compressed to a single-bit data stream without introducing aliasing. These single-output space compactors are optimal in that they achieve zero aliasing with the maximum compaction ratio. We have also shown that SCOURG provides insights into the number of possible zero-aliasing space compaction circuits and, under certain conditions, yields the lowest-cost compactor. We have illustrated the technique by designing space compactors for a number of ISCAS 85 benchmark circuits.
We are currently examining several ways to improve the efficiency of SCOURG for very large circuits. These include optimal partitioning of the outputs of the circuit under test and the use of better fault-dropping techniques. The testability of the BIST circuitry (TG and SC) is being investigated further. We are also studying the relationship between test sets, the compaction ratio, aliasing, and compactor overhead. Finally, the application of SCOURG to sequential circuits is being explored. 
